admin 管理员组

文章数量: 1184232

EEPROM

EEPROM存储结构

以AT24C08C为例
容量:1024 x 8 bit (8k)
由64 pege组成,1 page 由16 byte组成
数据地址:10bit,
8bit IIC 数据地址 + Device Adress的bit2、bit1组成的page地址,共10bit数据地址,可任意读写AT24C08C的1024 byte存储空间(Device Adress 如下图所示)
具体可看I2C中24C02从地址设置 区分器件地址和 寄存器地址
接口:IIC ,2-wire serial interface

控制方式采取:按字节写入和随机读出
Atmel官网链接,可下载AT24C08C手册和Verilog仿真模型

代码实现功能

写入AT24C08C 128 byte EDID信息,读出并对比写入的数据,验证对否正确写入

module EEPROM_IIC_TOP(input               sys_clk    ,      //系统时钟 50MHzinput               sys_rst_n  ,      //系统复位//eeprom interfaceoutput              iic_scl    ,      //eeprom的时钟线sclinout               iic_sda    ,      //eeprom的数据线sda//user interfaceoutput              led               //led显示
);//parameter define
parameter    SLAVE_ADDR = 7'b1010000    ; //器件地址(SLAVE_ADDR)
parameter    BIT_CTRL   = 1'b0          ; //字地址位控制参数(16b/8b)
parameter    CLK_FREQ   = 26'd50_000_000; //i2c_dri模块的驱动时钟频率(CLK_FREQ)
parameter    I2C_FREQ   = 18'd250_000   ; //I2C的SCL时钟频率
parameter    L_TIME     = 17'd125_000   ; //led闪烁时间参数//wire define
wire           dri_clk   ; //I2C操作时钟
wire           i2c_exec  ; //I2C触发控制
wire   [15:0]  i2c_addr  ; //I2C操作地址
wire   [ 7:0]  i2c_data_w; //I2C写入的数据
wire           i2c_done  ; //I2C操作结束标志
wire           i2c_ack   ; //I2C应答标志 0:应答 1:未应答
wire           i2c_rh_wl ; //I2C读写控制wire   [ 7:0]  i2c_data_r; //I2C读出的数据
wire           rw_done   ; //E2PROM读写测试完成
wire           rw_result ; //E2PROM读写测试结果 0:失败 1:成功 //*****************************************************
//**                    main code
//*****************************************************//e2prom读写测试模块
e2prom_rw u_e2prom_rw(.clk         (dri_clk   ),  //时钟信号.rst_n       (sys_rst_n ),  //复位信号//i2c interface.i2c_exec    (i2c_exec  ),  //I2C触发执行信号.i2c_rh_wl   (i2c_rh_wl ),  //I2C读写控制信号.i2c_addr    (i2c_addr  ),  //I2C器件内地址.i2c_data_w  (i2c_data_w),  //I2C要写的数据.i2c_data_r  (i2c_data_r),  //I2C读出的数据.i2c_done    (i2c_done  ),  //I2C一次操作完成.i2c_ack     (i2c_ack   ),  //I2C应答标志 //user interface.rw_done     (rw_done   ),  //E2PROM读写测试完成.rw_result   (rw_result )   //E2PROM读写测试结果 0:失败 1:成功
);
//i2c驱动模块
i2c_dri #(.SLAVE_ADDR  (SLAVE_ADDR),  //EEPROM从机地址.CLK_FREQ    (CLK_FREQ  ),  //模块输入的时钟频率.I2C_FREQ    (I2C_FREQ  )   //IIC_SCL的时钟频率
) u_i2c_dri(.clk         (sys_clk   ),  .rst_n       (sys_rst_n ),  //i2c interface.i2c_exec    (i2c_exec  ),  //I2C触发执行信号.bit_ctrl    (BIT_CTRL  ),  //器件地址位控制(16b/8b).i2c_rh_wl   (i2c_rh_wl ),  //I2C读写控制信号.i2c_addr    (i2c_addr  ),  //I2C器件内地址.i2c_data_w  (i2c_data_w),  //I2C要写的数据.i2c_data_r  (i2c_data_r),  //I2C读出的数据.i2c_done    (i2c_done  ),  //I2C一次操作完成.i2c_ack     (i2c_ack   ),  //I2C应答标志.scl         (iic_scl   ),  //I2C的SCL时钟信号.sda         (iic_sda   ),  //I2C的SDA信号//user interface.dri_clk     (dri_clk   )   //I2C操作时钟
);
/led指示模块
led_alarm 
#(.L_TIME(L_TIME  )   //控制led闪烁时间
) 
u_led_alarm(.clk         (dri_clk   ),  .rst_n       (sys_rst_n ), .rw_done     (rw_done   ),  .rw_result   (rw_result ),.led         (led       )    
);
endmodulemodule e2prom_rw(input                 clk        , //时钟信号,I2C操作时钟,1MHz,250kHz * 4input                 rst_n      , //复位信号//i2c interfaceoutput   reg          i2c_rh_wl  , //I2C读写控制信号output   reg          i2c_exec   , //I2C触发执行信号output   reg  [15:0]  i2c_addr   , //I2C器件内地址output   wire [ 7:0]  i2c_data_w , //I2C要写的数据input         [ 7:0]  i2c_data_r , //I2C读出的数据input                 i2c_done   , //I2C一次操作完成input                 i2c_done   , //I2C一次操作完成input                 i2c_ack    , //I2C应答标志//user interfaceoutput   reg          rw_done    , //E2PROM读写测试完成output   reg          rw_result    //E2PROM读写测试结果 0:失败 1:成功
);//parameter define
//EEPROM写数据需要添加间隔时间,读数据则不需要
parameter      WR_WAIT_TIME = 14'd5000; //写入间隔时间
parameter      MAX_BYTE     = 16'd128 ; //读写测试的字节个数//reg define
reg   [1:0]    flow_cnt  ; //状态流控制
reg   [13:0]   wait_cnt  ; //延时计数器reg   [7:0]    edid_info   [127:0] ;//存储128 byte EDID 信息
reg   [7:0]    i2c_data_cnt;initial begin
$readmemh("E:/work/vivado_project/EEPROM_IIC/edid.txt", edid_info , 0, 127);
end
//*****************************************************
//**                    main code
//*****************************************************
assign    i2c_data_w = (i2c_addr == MAX_BYTE || i2c_rh_wl) ? 8'd0 : edid_info[i2c_data_cnt];//EEPROM读写测试,先写后读,并比较读出的值与写入的值是否一致
always @(posedge clk or negedge rst_n) beginif(!rst_n) beginflow_cnt <= 2'd0;i2c_rh_wl <= 1'b0;i2c_exec <= 1'b0;i2c_addr <= 16'd0;i2c_data_cnt <= 8'd0;wait_cnt <= 14'd0;rw_done <= 1'b0;rw_result <= 1'b0;        endelse begini2c_exec <= 1'b0;rw_done <= 1'b0;case(flow_cnt)2'd0 : begin                                  wait_cnt <= wait_cnt + 1'b1;               //延时计数if(wait_cnt == WR_WAIT_TIME - 1'b1) begin  //EEPROM写操作延时完成wait_cnt <= 1'b0;if(i2c_addr == MAX_BYTE) begin         //256个字节写入完成i2c_addr <= 1'b0;i2c_rh_wl <= 1'b1;flow_cnt <= 2'd2;endelse beginflow_cnt <= flow_cnt + 1'b1;i2c_exec <= 1'b1;endendend2'd1 : beginif(i2c_done == 1'b1) begin                 //EEPROM单次写入完成flow_cnt <= 2'd0;i2c_addr <= i2c_addr + 1'b1;           //地址0~255分别写入i2c_data_cnt <= i2c_data_cnt + 1'b1;       //数据0~255end    end2'd2 : begin                                   flow_cnt <= flow_cnt + 1'b1;i2c_exec <= 1'b1;end    2'd3 : beginif(i2c_done == 1'b1) begin                 //EEPROM单次读出完成//读出的值错误或者I2C未应答,读写测试失败if((edid_info[i2c_addr] != i2c_data_r) || (i2c_ack == 1'b1)) beginrw_done <= 1'b1;rw_result <= 1'b0;endelse if(i2c_addr == MAX_BYTE - 1'b1) begin //读写测试成功rw_done <= 1'b1;rw_result <= 1'b1;end    else beginflow_cnt <= 2'd2;i2c_addr <= i2c_addr + 1'b1;endend                 enddefault : ;endcase    end
end    
endmodulemodule i2c_dri
#(parameter   SLAVE_ADDR = 7'b1010000   ,  //EEPROM从机地址parameter   CLK_FREQ   = 26'd50_000_000, //模块输入的时钟频率parameter   I2C_FREQ   = 18'd250_000     //IIC_SCL的时钟频率
)
(                                                            input                clk        ,  //系统时钟 50MHz  input                rst_n      ,   //i2c interface                      input                i2c_exec   ,  //I2C触发执
input                bit_ctrl   ,  //字地址位控制(16b/8b)input                i2c_rh_wl  ,  //I2C读写控制信号input        [15:0]  i2c_addr   ,  //I2C器件内地址input        [ 7:0]  i2c_data_w ,  //I2C要写的数据output  reg  [ 7:0]  i2c_data_r ,  //I2C读出的数据output  reg          i2c_done   ,  //I2C一次操作完成output  reg          i2c_ack    ,  //I2C应答标志 0:应答 1:未应答output  reg          scl        ,  //I2C的SCL时钟信号inout                sda        ,  //I2C的SDA信号//user interface                   output  reg          dri_clk       //驱动I2C操作的驱动时钟);  //localparam define
localparam  st_idle     = 8'b0000_0001; //空闲状态
localparam  st_sladdr   = 8'b0000_0010; //发送器件地址(slave address)
localparam  st_addr16   = 8'b0000_0100; //发送16位字地址
localparam  st_addr8    = 8'b0000_1000; //发送8位字地址
localparam  st_data_wr  = 8'b0001_0000; //写数据(8 bit)
localparam  st_addr_rd  = 8'b0010_0000; //发送器件地址读
localparam  st_data_rd  = 8'b0100_0000; //读数据(8 bit)
localparam  st_stop     = 8'b1000_0000; //结束I2C操作        
//reg define
reg            sda_dir   ; //I2C数据(SDA)方向控制
reg            sda_out   ; //SDA输出信号
reg            st_done   ; //状态结束
reg            wr_flag   ; //写标志
reg    [ 6:0]  cnt       ; //计数
reg    [ 7:0]  cur_state ; //状态机当前状态
reg    [ 7:0]  next_state; //状态机下一状态
reg    [15:0]  addr_t    ; //地址
reg    [ 7:0]  data_r    ; //读取的数据
reg    [ 7:0]  data_wr_t ; //I2C需写的数据的临时寄存
reg    [ 9:0]  clk_cnt   ; //分频时钟计数//wire define
wire          sda_in     ; //SDA输入信号
wire   [8:0]  clk_divide ; //模块驱动时钟的分频系数//*****************************************************
//**                    main code
//*****************************************************//SDA控制
assign  sda     = sda_dir ?  sda_out : 1'bz;     //SDA数据输出或高阻
assign  sda_in  = sda ;                          //SDA数据输入
assign  clk_divide = (CLK_FREQ/I2C_FREQ) >> 2'd2;//模块驱动时钟的分频系数
//生成I2C的SCL的四倍频率的驱动时钟用于驱动i2c的操作
always @(posedge clk or negedge rst_n) beginif(!rst_n) begindri_clk <=  1'b0;clk_cnt <= 10'd0;endelse if(clk_cnt == clk_divide[8:1] - 1'd1) beginclk_cnt <= 10'd0;dri_clk <= ~dri_clk;endelseclk_cnt <= clk_cnt + 1'b1;
end//(三段式状态机)同步时序描述状态转移
always @(posedge dri_clk or negedge rst_n) beginif(!rst_n)cur_state <= st_idle;elsecur_state <= next_state;
end
//组合逻辑判断状态转移条件
always @(*) beginnext_state = st_idle;case(cur_state)st_idle: begin                          //空闲状态if(i2c_exec) beginnext_state = st_sladdr;endelsenext_state = st_idle;endst_sladdr: beginif(st_done) beginif(bit_ctrl)                    //判断是16位还是8位字地址next_state = st_addr16;elsenext_state = st_addr8 ;endelsenext_state = st_sladdr;endst_addr16: begin                        //写16位字地址if(st_done) beginnext_state = st_addr8;endelse beginnext_state = st_addr16;endendst_addr8: begin                         //8位字地址if(st_done) beginif(wr_flag==1'b0)               //读写判                 next_state = st_data_wr;elsenext_state = st_addr_rd;endelse beginnext_state = st_addr8;endendst_data_wr: begin                       //写数据(8 bit)if(st_done)next_state = st_stop;elsenext_state = st_data_wr;endst_addr_rd: begin                       //写地址以进行读数据if(st_done) beginnext_state = st_data_rd;endelse beginnext_state = st_addr_rd;endendst_data_rd: begin                       //读取数据(8 bit)if(st_done)next_state = st_stop;elsenext_state = st_data_rd;endst_stop: begin                          //结束I2C操作if(st_done)next_state = st_idle;elsenext_state = st_stop ;enddefault: next_state= st_idle;endcase
end
//时序电路描述状态输出
always @(posedge dri_clk or negedge rst_n) begin//复位初始化if(!rst_n) beginscl       <= 1'b1;sda_out   <= 1'b1;sda_dir   <= 1'b1;                          i2c_done  <= 1'b0;                          i2c_ack   <= 1'b0;                          cnt       <= 7'd0;                          st_done   <= 1'b0;                          data_r    <= 8'd0;                          i2c_data_r<= 
i2c_data_r<= 8'd0;                          wr_flag   <= 1'b0;                          addr_t    <= 16'd0;                          data_wr_t <= 8'd0;                          end                                              else begin                                       st_done <= 1'b0 ;                            cnt     <= cnt +1'b1 ;                       case(cur_state)                              st_idle: begin                          //空闲状态scl     <= 1'b1;                     sda_out <= 1'b1;                     sda_dir <= 1'b1;                     i2c_done<= 1'b0;                     cnt     <= 7'd0;               if(i2c_exec) begin                   wr_flag   <= i2c_rh_wl ;         addr_t    <= i2c_addr  ;         st_sladdr: begin                         //写地址(器件地址和字地址)case(cnt)                            7'd1 : sda_out <= 1'b0;          //开始I2C7'd3 : scl <= 1'b0;              7'd4 : sda_out <= SLAVE_ADDR[6]; //传送器件地址7'd5 : scl <= 1'b1;              7'd7 : scl <= 1'b0;              7'd8 : sda_out <= SLAVE_ADDR[5]; 7'd9 : scl <= 1'b1;     
7'd11: scl <= 1'b0;              7'd12: sda_out <= SLAVE_ADDR[4]; 7'd13: scl <= 1'b1;              7'd15: scl <= 1'b0;              7'd16: sda_out <= SLAVE_ADDR[3]; 7'd17: scl <= 1'b1;              7'd19: scl <= 1'b0;              7'd20: sda_out <= SLAVE_ADDR[2]; 
7'd21: scl <= 1'b1;              7'd23: scl <= 1'b0;              7'd24: sda_out <= SLAVE_ADDR[1]; 7'd25: scl <= 1'b1;              7'd27: scl <= 1'b0;              7'd28: sda_out <= SLAVE_ADDR[0]; 7'd29: scl <= 1'b1;              7'd31: scl <= 1'b0;             7'd32: sda_out <= 1'b0;          //0:写7'd33: scl <= 1'b1;              7'd35: beginsda_dir <= 1'b0;    scl <= 1'b0; end             7'd36: sda_out <= 1'b1;                                                    7'd37: scl     <= 1'b1;            7'd38: begin                     //从机应答 st_done <= 1'b1;if(sda_in == 1'b1)           //高电平表示未应答i2c_ack <= 1'b1;         //拉高应答标志位     end                                          7'd39: begin                     scl <= 1'b0;                 cnt <= 7'd0;                 end                              default :  ;           endcase                              end                 st_addr16: begin                         case(cnt)                            7'd0 : begin                     sda_dir <= 1'b1 ;            sda_out <= addr_t[15];       //传送字地址end                              7'd1 : scl <= 1'b1;              7'd3 : scl <= 1'b0;              7'd4 : sda_out <= addr_t[14];    7'd5 : scl <= 1'b1;              7'd7 : scl <= 1'b0;              7'd8 : sda_out <= addr_t[13];    7'd9 : scl <= 1'b1;              7'd11: scl <= 1'b0;              7'd12: sda_out <= addr_t[12];    7'd13: scl <= 1'b1;              7'd15: scl <= 1'b0;              7'd16: sda_out <= addr_t[11];    7'd17: scl <= 1'b1;              7'd19: scl <= 1'b0;              7'd20: sda_out <= addr_t[10];    7'd21: scl <= 1'b1;              7'd23: scl <= 1'b0;              7'd24: sda_out <= addr_t[9];     7'd25: scl <= 1'b1;              7'd27: scl <= 1'b0;              7'd28: sda_out <= addr_t[8];     
7'd29: scl <= 1'b1;              7'd31: scl <= 1'b0;              7'd32: begin                     sda_dir <= 1'b0;             sda_out <= 1'b1;   end                              7'd33: scl  <= 1'b1;             7'd34: begin                     //从机应答st_done <= 1'b1;     if(sda_in == 1'b1)           //高电平表示未应答i2c_ack <= 1'b1;         //拉高应答标志位    end        7'd35: begin                     scl <= 1'b0;                 cnt <= 7'd0;                 end                              default :  ;                     endcase                      
end                                      st_addr8: begin                          case(cnt)                            7'd0: begin                      sda_dir <= 1'b1 ;             sda_out <= addr_t[7];         //字地址end                              7'd1 : scl <= 1'b1;              7'd3 : scl <= 1'b0;              7'd4 : sda_out <= addr_t[6];     7'd5 : scl <= 1'b1;              7'd7 : scl <= 1'b0;              7'd8 : sda_out <= addr_t[5];     7'd9 : scl <= 1'b1;              7'd11: scl <= 1'b0;              7'd12: sda_out <= addr_t[4];     7'd13: scl <= 1'b1;              7'd15: scl <= 1'b0;              7'd16: sda_out <= addr_t[3];     7'd17: scl <= 1'b1;              7'd19: scl <= 1'b0;              7'd20: sda_out <= addr_t[2];     7'd21: scl <= 1'b1;              7'd23: scl <= 1'b0;              7'd24: sda_out <= addr_t[1];     7'd25: scl <= 1'b1;              7'd27: scl <= 1'b0;              
7'd28: sda_out <= addr_t[0];     7'd29: scl <= 1'b1;              7'd31: beginsda_dir <= 1'b0; scl <= 1'b0; end             7'd32: sda_out <= 1'b1;                                                 7'd33: scl     <= 1'b1;          
7'd34: begin                     //从机应答st_done <= 1'b1;     if(sda_in == 1'b1)           //高电平表示未应答i2c_ack <= 1'b1;         //拉高应答标志位    end   7'd35: begin                     scl <= 1'b0;                 cnt <= 7'd0;                 end                              default :  ;                     endcase                              end                                      st_data_wr: begin                        //写数据(8 bit)case(cnt)                            7'd0: begin                      sda_out <= data_wr_t[7];     //I2C写8位数据sda_dir <= 1'b1;             end                              7'd1 : scl <= 1'b1;              7'd3 : scl <= 1'b0;              7'd4 : sda_out <= data_wr_t[6];  7'd5 : scl <= 1'b1;              7'd7 : scl <= 1'b0;              7'd8 : sda_out <= data_wr_t[5];  7'd9 : scl <= 1'b1;              7'd11: scl <= 1'b0;              7'd12: sda_out <= data_wr_t[4];  7'd13: scl <= 1'b1;              7'd15: scl <= 1'b0;              7'd16: sda_out <= data_wr_t[3];  7'd17: scl <= 1'b1;              7'd19: scl <= 1'b0;              7'd20: sda_out <= data_wr_t[2];  7'd21: scl <= 1'b1;              7'd23: scl <= 1'b0;              7'd24: sda_out <= data_wr_t[1];  7'd25: scl <= 1'b1;              7'd27: scl <= 1'b0;              7'd28: sda_out <= data_wr_t[0];  7'd29: scl <= 1'b1;              7'd31: beginsda_dir <= 1'b0;  scl <= 1'b0; end             7'd32: sda_out <= 1'b1;                                                           7'd33: scl <= 1'b1;              7'd34: begin                     //从机应答st_done <= 1'b1;     if(sda_in == 1'b1)           //高电平表示未应答i2c_ack <= 1'b1;         //拉高应答标志位    end          7'd35: begin                     scl  <= 1'b0;                cnt  <= 7'd0;                end                              default  :  ;                    endcase                              end                                      st_addr_rd: begin                        //写地址以进行读数据case(cnt)                 7'd0 : begin                     sda_dir <= 1'b1;             sda_out <= 1'b1;             end                              7'd1 : scl <= 1'b1;              7'd2 : sda_out <= 1'b0;          //重新开始7'd3 : scl <= 1'b0;              7'd4 : sda_out <= SLAVE_ADDR[6]; //传送器件地址
7'd5 : scl <= 1'b1;              7'd7 : scl <= 1'b0;              7'd8 : sda_out <= SLAVE_ADDR[5]; 7'd9 : scl <= 1'b1;              7'd11: scl <= 1'b0;              7'd12: sda_out <= SLAVE_ADDR[4]; 7'd13: scl <= 1'b1;              7'd15: scl <= 1'b0;              
7'd16: sda_out <= SLAVE_ADDR[3]; 7'd17: scl <= 1'b1;              7'd19: scl <= 1'b0;              7'd20: sda_out <= SLAVE_ADDR[2]; 7'd21: scl <= 1'b1;              7'd23: scl <= 1'b0;              7'd24: sda_out <= SLAVE_ADDR[1]; 7'd25: scl <= 1'b1;              7'd27: scl <= 1'b0;              7'd28: sda_out <= SLAVE_ADDR[0]; 7'd29: scl <= 1'b1;              7'd31: scl <= 1'b0;              7'd32: sda_out <= 1'b1;          //1:读7'd33: scl <= 1'b1;              7'd35: beginscl <= 1'b0; sda_dir <= 1'b0;end             7'd36: sda_out <= 1'b1;                    7'd37: scl     <= 1'b1;7'd38: begin                     //从机应答st_done <= 1'b1;     if(sda_in == 1'b1)           //高电平表示未应答
i2c_ack <= 1'b1;         //拉高应答标志位    end   7'd39: beginscl <= 1'b0;cnt <= 7'd0;enddefault : ;endcase
endst_data_rd: begin                        //读取数据(8 bit)case(cnt)7'd0: sda_dir <= 1'b0;7'd1: begindata_r[7] <= sda_in;scl       <= 1'b1;end7'd3: scl  <= 1'b0;7'd5: begindata_r[6] <= sda_in ;scl       <= 1'b1   ;end7'd7: scl  <= 1'b0;7'd9: begindata_r[5] <= sda_in;scl       <= 1'b1  ;end7'd11: scl  <= 1'b0;7'd13: begindata_r[4] <= sda_in;scl       <= 1'b1  ;end7'd15: scl  <= 1'b0;
7'd17: begindata_r[3] <= sda_in;scl       <= 1'b1  ;end7'd19: scl  <= 1'b0;7'd21: begindata_r[2] <= sda_in;scl       <= 1'b1  ;end7'd23: scl  <= 1'b0;7'd25: begin
data_r[1] <= sda_in;scl       <= 1'b1  ;end7'd27: scl  <= 1'b0;7'd29: begindata_r[0] <= sda_in;scl       <= 1'b1  ;end
7'd31: scl  <= 1'b0;7'd32: beginsda_dir <= 1'b1;             sda_out <= 1'b1;end7'd33: scl     <= 1'b1;7'd34: st_done <= 1'b1;          //非应答7'd35: begin
scl <= 1'b0;cnt <= 7'd0;i2c_data_r <= data_r;enddefault  :  ;endcaseendst_stop: begin                           //结束I2C操作case(cnt)7'd0: beginsda_dir <= 1'b1;             //结束I2Csda_out <= 1'b0;end7'd1 : scl     <= 1'b1;7'd3 : sda_out <= 1'b1;7'd15: st_done <= 1'b1;
7'd16: begincnt      <= 7'd0;i2c_done <= 1'b1;            //向上层模块传递I2C结束信号enddefault  : ;endcaseendendcaseend
endendmodule

本文标签: EEPROM